| Thread Tools |
1st October 2014, 08:18 | #1 |
[M] Reviewer Join Date: May 2010 Location: Romania
Posts: 153,575
| Hynix slides tease vertically stacked memory with 256GB/s of bandwidth High-Bandwidth Memory, otherwise known as HBM, is a form of stacked DRAM designed to sit on the same package as a processor. Hynix has been working on the technology with AMD, and there's already a JEDEC standard governing the interface. Now, official-looking Hynix presentation slides linked on Reddit provide new insight into how this stacked memory works—and what the future holds. According to the slides, Hynix's first-gen implementation stacks four DRAM dies on top of a single base layer. The dies are linked by vertical channels called through-silicon vias. By my count, there are 256 of those per slice, each one ... http://techreport.com/news/27129/hyn...s-of-bandwidth |
Similar Threads | ||||
Thread | Thread Starter | Forum | Replies | Last Post |
Corsair Neutron 128GB and 256GB (2013 Hynix Edition) SSD Review | Stefan Mileschin | WebNews | 0 | 9th May 2013 09:28 |
Applied Materials builds vertically stacked, 3D transistors | Stefan Mileschin | WebNews | 0 | 29th June 2012 07:20 |
Rambus Aims for Terabyte-Per-Second Memory Bandwidth | jmke | WebNews | 0 | 26th November 2007 15:20 |
Hynix to Refocus on Graphics Memory | jmke | WebNews | 0 | 30th May 2006 21:02 |
Memory Bandwidth & Capacities | jmke | WebNews | 1 | 24th October 2005 01:44 |
Memory Bandwidth vs. Latency Timings | Sidney | WebNews | 1 | 13th September 2005 16:13 |
Memory Bandwidth Shootout - pt.1 | Sidney | WebNews | 0 | 16th March 2005 02:47 |
Memory Bandwidth Shootout (DDR1 vs DDR2) | jmke | WebNews | 0 | 7th February 2005 16:26 |
Memory Bandwidth vs. Latency Timings | Sidney | WebNews | 0 | 13th December 2004 20:02 |
Memory Bandwidth vs. Latency Timings | jmke | WebNews | 9 | 13th November 2003 14:25 |
Thread Tools | |
| |