| Thread Tools |
9th March 2023, 07:45 | #1 |
[M] Reviewer Join Date: May 2010 Location: Romania
Posts: 153,575
| Cadence Delivers Technical Details on GDDR7 When Samsung teased the ongoing development of GDDR7 memory last October, the company did not disclose any other technical details of the incoming specification. But Cadence recently introduced the industry's first verification solution for GDDR7 memory, and in the process has revealed a fair bit of additional details about the technology. As it turns out, GDDR7 memory will use PAM3 as well as NRZ signaling and will support a number of other features, with a goal of hitting data rates as high as 36 Gbps per pin. https://www.anandtech.com/show/18759...-pam3-encoding |
Similar Threads | ||||
Thread | Thread Starter | Forum | Replies | Last Post |
Qualcomm reveals Snapdragon 888 SoC technical details | Stefan Mileschin | WebNews | 0 | 6th December 2020 10:43 |
Cadence DDR5 Update | Stefan Mileschin | WebNews | 0 | 30th March 2020 13:59 |
Everspin’s STT-MRAM Now Supported by Cadence’s DDR4 Controllers | Stefan Mileschin | WebNews | 0 | 6th August 2019 11:31 |
Cadence Announces Tensilica Vision Q7 DSP | Stefan Mileschin | WebNews | 0 | 16th May 2019 09:45 |
Cadence Tapes Out GDDR6 IP on Samsung 7LPP Using EUV | Stefan Mileschin | WebNews | 0 | 27th November 2018 16:08 |
Feds reveal technical details of North Korea's cyber attacks | Stefan Mileschin | WebNews | 0 | 16th November 2017 20:10 |
AMD socket AM4 technical details leaked | Stefan Mileschin | WebNews | 0 | 30th March 2016 08:05 |
Cadence Announces Tapeout of 14 nm Test-Chip | Stefan Mileschin | WebNews | 0 | 31st October 2012 07:42 |
Cadence Josh Chadwick Watch Review @ NikKTech | Stefan Mileschin | WebNews | 0 | 30th July 2012 10:37 |
Cadence 4-Bit Binary Watch @ TestFreaks | Stefan Mileschin | WebNews | 0 | 27th October 2011 07:52 |
Thread Tools | |
| |